Utilizing Heterogeneity in Manycore Architectures with a System-on-Chip Generator

From CERES
Jump to: navigation, search
Title Utilizing Heterogeneity in Manycore Architectures with a System-on-Chip Generator
Summary The thesis aims to generate homogeneous and heterogeneous manycore architectures by using RocketChip SoC generator and compare them with case studies.
Keywords
TimeFrame
References http://bar.eecs.berkeley.edu/projects/2014-rocket_chip.html

https://github.com/ucb-bar/rocket-chip https://riscv.org/"http://bar.eecs.berkeley.edu/projects/2014-rocket_chip.html https://github.com/ucb-bar/rocket-chip https://riscv.org/" cannot be used as a page name in this wiki.

Prerequisites
Author
Supervisor Süleyman Savaş, Zain Ul-Abdin
Level Master
Status Open

Generate PDF template