Difference between revisions of "Utilizing Heterogeneity in Manycore Architectures with a System-on-Chip Generator"

From CERES
Jump to: navigation, search
 
Line 4: Line 4:
 
https://github.com/ucb-bar/rocket-chip
 
https://github.com/ucb-bar/rocket-chip
 
https://riscv.org/
 
https://riscv.org/
|Supervisor=Süleyman Savaş, Zain Ul-Abdin,  
+
|Supervisor=Süleyman Savaş, Zain Ul-Abdin,
 
|Level=Master
 
|Level=Master
|Status=Open
+
|Status=Finished
 
}}
 
}}

Latest revision as of 16:04, 26 September 2017

Title Utilizing Heterogeneity in Manycore Architectures with a System-on-Chip Generator
Summary The thesis aims to generate homogeneous and heterogeneous manycore architectures by using RocketChip SoC generator and compare them with case studies.
Keywords
TimeFrame
References http://bar.eecs.berkeley.edu/projects/2014-rocket_chip.html

https://github.com/ucb-bar/rocket-chip https://riscv.org/"http://bar.eecs.berkeley.edu/projects/2014-rocket_chip.html https://github.com/ucb-bar/rocket-chip https://riscv.org/" cannot be used as a page name in this wiki.

Prerequisites
Author
Supervisor Süleyman Savaş, Zain Ul-Abdin
Level Master
Status Finished

Generate PDF template